Abstract-This work presents a fully-differential wideband and low power 240 GHz multiplier-by-8 chain, manufactured in a 130 nm SiGe:C BiCMOS technology with fT / fmax = 300 / 500 GHz. A 30 GHz input signal is multiplied by 8 using a Gilbert cell based quadrupler and doubler and then amplified with 3-stage cascode amplifier. To achieve wide bandwidth and optimize for power consumption, the power budget has been designed in order to operate the frequency multipliers and the output amplifier in saturation. With this architecture the presented circuit achieves a 3 dB bandwidth of 40 GHz, with a relative 3 dB bandwidth of 17 %, and a peak saturated output power of 0 dBm. It dissipates 255 mW from 3 V supply which results in drain efficiency of 0.4 %, while occupying 1.2 mm 2 . With these characteristics the presented circuit suits very well as a frequency multiplier chain to drive balanced mixers in 240 GHz transceivers for radar, communication and sensing applications .
I. INTRODUCTION
Wide-band frequency multiplier chains with sufficient output power above 200 GHz are of immense importance, used as transmitters or to drive mixer's local oscillator (LO) port in transceivers chip-sets. The main challenge for such circuits is to achieve stable output power level across the band with as high DC to RF efficiency as possible. Different solutions have been proposed to realize such circuits. Fundamental frequency oscillators of 240 GHz [1] or 120 GHz followed by a frequency doubler [2] , although being power efficient solutions, are accompanied by constrains and tradeoffs concerning the phase noise due to the degraded quality factor of varactors at such frequencies. Also for coherent systems when LO synchronization is required, the divider within a possible phase locked loop (PLL) becomes a challenge. A second solution is the multiplication of a low frequency signal performed by an LO chain consisting of cascaded frequency multipliers [3] , [4] . The latter option suits well for applications requiring wide tuning range and LO synchronization. It also allows for the usage of available PLL's at lower frequencies with optimized phase noise performance. To increase the achievable output power, array of multipliers have been proposed in the literature where power combining might be either on-chip or wireless [5] [6] . In this work an LO multiplier-by-8 chain is presented, aiming to deliver 0 dBm of power, which is typically sufficient to saturate active double balanced Gilbert cell mixers, across wide bandwidth with a fully differential architecture and output. This paper is organized as follows: in Section II, the LO chain architecture and the design details are discussed. Section III provides the measurement results and Section IV concludes the paper.
II. CIRCUIT DESIGN
As shown in Fig. 1 , a 30 GHz signal is fed to a single stage Gilbert cell based frequency quadrupler. The output is amplified by a single stage cascode amplifier which drives a 240 GHz frequency doubler. In the second version of the LO chain an output amplifier is deployed in order to achieve the 0 dBm output power.
A. 30 GHz Marchand Balun
To enable the use of differential architecture, a spiral Marchand balun is used at the input. The balun is designed at the top metal layer (3 μm thick). The conductor's width and the lines separation are chosen to set the characteristic impedance to 50 Ω. A compensation structure is used at the input to compensate for the pad capacitance. The simulated gain and phase imbalance are ±0.5 dB and ±2.5
• within the band 10-50 GHz.
B. 120 GHz Frequency Quadrupler Design
In order to reduce the power consumption, a novel architecture is implemented where a compact frequency quadrupler based on a single Gilbert cell converts a 30 GHz input frequency directly into 120 GHz. It consists of a quadrupler core and an output buffer. The Gilbert cell core, which is conventionally utilized as a doubler, generates strong fourth harmonic by emphasizing the nonlinearities of the transconductance stage. In order to reject the second and third harmonics the quadrupler core and output buffer are tuned and matched to 50 Ω at the fourth harmonic. The circuit achieves an output power of 2.7 dBm at 120 GHz with a 3 dB bandwidth of 25 GHz and a power efficiency of 4.1 %.
C. 240 GHz Frequency Doubler Design
Although the push-push frequency doubler architecture allows for higher power efficiency [2] , it requires a balun at the output in order to drive double balanced Gilbert cell mixers. The balun phase and gain imbalance is translated into common mode excitation for the mixer which degrades the LO to RF isolation, this is crucial especially for direct conversion transmitters. On top of that, single ended signaling causes poor supply and ground noise rejection, and possible feedback loops. For these reasons fully differential Gilbert cell based doubler, shown in Fig. 2(a) , was utilized in this work to keep the differential architecture of the LO chain [7] [4] . As the frequency doubler is normally in the large signal mode of operation, hence the input transistors (Q n -Q p ) and the switching quad transistors (Q 1 -Q 4 ) were sized for maximum f T based on the under drive current consumption.
The core of the frequency doubler was optimized to reduce the parasitic capacitance between the input of the switching quad transistors (Q 1 -Q 4 ) and the doubler's differential output. Large parasitic capacitance between these nodes might lead to the input signal leaking to the output and so deteriorates the doubler conversion gain. Full electro-magnetic (EM) simulation was used as shown in Fig. 2(b) to capture the leakage accurately. For the sake of better output signal differentiality a degeneration resistor R deg of 10 Ω were utilized to degenerate the common mode signal. With optimized signal routing within the doubler core, phase and gain imbalance of less than 5
• and 1 dB respectively were simulated across the whole band of interest. In order to minimize the conversion loss of the doubler, the transmission lines (TL 1 -TL 2 ) are optimized to keep a 90
• phase shift between the input voltage of the switching quad and the input current, taking into account the effect of the parasitic inductance within the doubler core. A 3 dB bandwidth of 60 GHz with a maximum output power of -6 dB was simulated for the doubler with good in/out matching as shown in Fig. 3(a) . While the power sweep in Fig. 3(b) shows that a maximum conversion gain of -5 dBm is achieved at an input power of -4 dBm.
D. 240 GHz Amplifier Design
In order to deliver a power level of 0 dBm, a fully differential 240 GHz amplifier offering about 10 dB gain was placed at the end of the LO chain, as in the second version of the LO chain. The used 240 GHz amplifier is a fully differential 3-stage cascode with Guanella impedance transformers used for input and output matching and transformer-based inter-stage matching. An amplifier schematic view is reported in Fig. 4 . A mid-size transistor has been chosen for trade-off between power consumption, output power and gain. The collectors have been biased through the transformers' center tap, using an additional 10 Ω bias resistor R b for avoiding inter-stage feedbacks through the supply lines. The transformers have been designed making extensive use of EM simulations. Input and output matching have been performed with the help of Guanella impedance transformers, which transforms in a wide- band fashion the reference impedance of 100 Ω to 25 Ω, closer to the amplifier's input and output impedances. In other words, through a Guanella transformer the 100 Ω reference impedance at which the amplifier has to be matched can be lowered within the whole band of interest by a factor 4 to 25 Ω, an impedance which is close to the one shown by base and collector of the core transistors. In order to verify its performance, the amplifier has been manufactured and measured as a standalone circuit. For measurement purposes, the differential input and output must be converted by integrated Marchand baluns to single ended signals. A WR-3.4 (220-325 GHz) vector network analyzer frequency extension modules have been used to characterize the amplifier. In Fig. 5 on-wafer measurement and simulations of the stand-alone amplifier are compared in terms of S-parameters. The high degree of agreement validates the design procedure. Within a bandwidth as wide as 50 GHz, a gain of 9 dB has been measured, at a power consumption of 100 mW. It has to be noticed that input pad and balun will not be present in the integrated LO chain, adding about 1 dB gain and letting the amplifier achieve the desired 10 dB gain.
E. LO Chain Power Budget
To explore the power budget across the LO chain, Fig. 6 shows the simulated power level at the output of each stage across the input power. It can be observed that the LO chain saturates at input power of approximately -4 dBm, where the quadrupler drives the doubler with -2 dBm. And the doubler drives the amplifier with a power of -8 dBm, which guarantee that the whole chain is operating in the saturation leading to a saturated output power of approximately 0 dBm.
III. MEASUREMENT RESULTS
At first the LO chain without the output amplifier (Version 1), whose die photo is shown in Fig. 7(a) , was measured on wafer. An external low frequency source was applied at the input of the multiplier-by-8 chain varying its frequency and power level, while the output power was measured using an absolute power meter (Erickson calorimeter PM4). A saturated output power of -8 dBm was measured with a 3 dB BW of 32 GHz as shown in Fig. 8 , where a 2.5 dB loss of the output pad and balun were not compensated for. Wider bandwidth of 40 GHz was measured for LO chain with the amplifier (Version 2), shown in Fig. 7(b) , with a saturated output power of 0 dBm as shown in Fig. 8 as well. This result from operating the amplifier in the saturation. Good match between measurements and simulations at such high frequency is achieved through full EM simulation of different circuit parts, while temperature of 45
• C was used in the simulations to account for the real chip operation temperature. Table I compares this work with state-of-the-art single element LO chains and frequency sources above 200 GHz. With a 3 dB bandwidth of 40 GHz and saturated output power of 0 dBm the presented LO chain provides the highest bandwidth and output power for LO chains with inherently differential outputs, it suits well as LO chain to feed balanced Gilbert cell mixer in transceiver's front ends. By utilizing VCO's with 5 GHz of tuning range at 30 GHz [8] , locked frequency source of 40 GHz bandwidth and phase noise of -100 dBc/Hz at 1 MHz offset can be realized.
IV. CONCLUSION
In this paper a fully differential 240 GHz frequency multiplier-by-8 chain has been presented. A frequency quadrupler followed by a doubler multiply a 30 GHz input signal by 8. Where an output amplifier operating in the saturation region is deployed to amplify the doubler output, enhancing the achieved bandwidth and increase the harmonics rejection. The frequency source achieved 3 dB bandwidth of 40 GHz with 
